

## WELCOME TO SPI2018 !





IBM Research







UNIVERSITE BRETAGNE LOIRE













Dear colleagues and friends,

It is a great privilege to serve as Chair of the 22<sup>nd</sup> IEEE Workshop on Signal and Power Integrity (SPI2018) and a pleasure to welcome everyone to France and to the city of Brest on the banks of the Atlantic Ocean.

Over the past two decades SPI has evolved into a forum of exchange on all aspects of Signal and Power Integrity covering the latest research topics on design, characterization, modeling, simulation and testing at chip, package, board and system level. The 2018 edition is jointly organized by the Lab-STICC and IMEP-LAHC research laboratories under the patronage of the Université de Bretagne Occidentale, the Ecole Nationale d'Ingénieurs de Brest and the Université de Savoie Mont Blanc.

The SPI Industry Forum, organized and chaired by its founder, Professor Stefano Grivet-Talocia is reaching its third edition and has already gained the reputation of an "event within the event". This special session features talks from the industry and focuses on challenges and problems that have no satisfactory solution yet. The aim is to foster cooperation with academia and tool vendors and help technology advance.

Another important aspect of SPI is its genuinely international nature – participants from thirteen countries are expected to attend this year's edition. The event will feature quality contributions organized in 9 oral sessions and one poster session. Social events were carefully organized in the long standing tradition of the workshop. The gala dinner will be hosted by Océanopolis, one of the largest aquariums in Europe and will be preceded by a guided tour. Cocktails will be served in the exotic atmosphere of tropical reefs.

SPI is also an inclusive event encouraging the participation of PhD. students and young researchers and providing high quality tutorials.

I must express my gratitude to SPI authors for their trust, to our sponsors for their support and to my colleagues from the Local Organizing Committee for their tireless work. I am also grateful to the members of the Standing Committee for their wise guidance.

I wish you all a very successful and enjoyable event!

Mihai Telescu SPI2018 General Chair

#### **WORKSHOP CHAIR**

**Mihai Telescu** Université de Bretagne Occidentale, Brest (FRA)

#### **PROGRAM CO-CHAIRS**

Thierry Le Gouguec Université de Bretagne Occidentale, Brest (FRA) Bernard Flechet Université de Savoie Mont Blanc, Chambery (FRA)

#### **STANDING COMMITTEE**

Uwe Arz Physikalisch-Technische Bundesanstalt, Braunschweig (GER) Flavio G. Canavero Politecnico di Torino, Torino (ITA) Hartmut Grabinski Leibniz University Hannover, Hannover (GER) Stefano Grivet-Talocia Politecnico di Torino, Torino (ITA) Antonio Maffucci University of Cassino and Southern Lazio, Cassino (ITA) Michel S. Nakhla Carleton University, Ottawa (CAN)

José E. Schutt-Ainé University of Illinois, Urbana-Champaign (USA) Madhavan Swaminathan

Georgia Institute of Technology, Atlanta (USA)

#### INDUSTRY ADVISORY BOARD

Stefano Grivet-Talocia (coordinator), Politecnico di Torino (ITA)
Kemal Aygun, Intel (USA)
Olivier Bayet, STMicroelectronics (FRA)
Hubert Harrer, IBM Boeblingen (GER)
Ivan Ndip, Fraunhofer IZM Berlin (GER)
Yutaka Uematsu, Hitachi (JAP)

#### **TECHNICAL PROGRAM COMMITTEE**

P. Aaen, Univ. Surrey (UK) R. Abhari, Santa Clara Univ. (USA) **R. Achar**, Univ. Carleton (CAN) G. Antonini, Univ. L'Aquila (ITA) W. Bandurski, Univ. Poznan (PL) **D. Becker**, IBM (USA) T. Dhaene, Ghent Univ. (BE) A. E. Engin, San Diego State Univ. (USA) J. Fan, Missouri, S&T Univ. (USA) **F. Ferranti**, IMT Atlantique (FRA) P. Franzon, NC State Univ. (USA) **D. Gope**, Indian Inst. Sci (IN) F. Grassi, Politech. Milano (ITA) E. Griese, Univ. Siegen (GER) P. Gunupudi, Univ. Carleton (CAN) **B. Gustavsen**, SINTEF (NO) **L. Jiang**, Univ. of Hong Kong (HK) D. G. Kam, Ajou Univ. (KR) T. Lacrevaz, Univ. Savoie (FRA) E. Liu, IHPC, A\*STAR (SG) Z. Mahmood, NanoSemi Inc. (USA) I. Maio, Politech. Torino (ITA)

#### LOCAL COMMITTEE

#### Lab-STICC, Université de Bretagne Occidentale, Brest (FRA)

Mihai Telescu (Workshop chair) Thierry Le Gouguec (Program co-chair) Cédric Quendo (Treasurer) Noël Tanguy (Webmaster) Marc Le Roy Pascale Cloastre **Pierre-Marie Martin** Lab-STICC, École Nationale d'Ingénieurs de Brest, Brest (FRA) **Stéphane Azou** André Perennou Laura Ghisa Lab-STICC, Institut Mines-Télécom Atlantique, Brest (FRA) Francesco Ferranti IMEP-LAHC, Université de Savoie Mont Blanc, Chambery (FRA) Bernard Flechet (Program co-chair) **Thierry Lacrevaz** 

**Grégory Houzet** 

P. Manfredi, Politech. Torino (ITA) K. L. Melde, Univ. Arizona (USA) **B. Nouri**, Univ. Carleton (CAN) A. Orlandi, Univ. L'Aquila (ITA) **B. Ross**, Teraspeed Consulting (USA) S. Roy, Colorado State Univ. (USA) A. Ruehli, Missouri S&T Univ. (USA) **C. Schuster**, TU Hamburg-Harburg (GER) **S. Shekhar**, Intel (USA) **G. Signorini**, Intel (GER) I. Stievano, Politech. Torino (ITA) A. Todri-Sanial, LIRMM (FRA) **R. Trinchero**, Politech. Torino (ITA) P. Triverio, Univ. Toronto (CAN) M. Tröscher, CST (GER) **D. Vande Ginste**, Ghent Univ. (BE) N. Van der Meijs, Univ. Delft (NL) X. C. Wei, Zhejiang Univ. (CN) A. Weisshaar, Oregon State Univ. (USA) T.M. Winkel, IBM, Boeblingen (GER) T.-L. Wu, Nat. Taiwan Univ. (TW) **B. Xie**, Intel (USA) W.-Y. Yin, Zhejiang Univ. (CN)

## **TUTORIALS**

Tuesday 22 May 2018 14:00-17:30

## Modeling and Simulation for Signal and Power Integrity in Mobile Platforms

## Dr. Gianni Signorini (Intel Corporation, Germany) Prof. Stefano Grivet-Talocia (Politecnico di Torino, Italy)

Abstract. This tutorial will cover technological, architectural, modeling and simulation challenges for the Signal and Power Integrity of high-end mobile platforms. On one hand, the latest packaging technologies for mobile applications will be discussed, emphasizing their pros and cons in view of current and expected future system requirements. On the other hand, the architectural challenges will be translated into modeling and simulation challenges, that engineers have to face in their daily work for ensuring system-level signal and power quality. Fast simulation approaches based on reduced-order behavioral models for both interconnects and devices will be discussed in detail. Finally, case studies from real mobile applications will be illustrated.

#### Part 1: Signal and Power Integrity Challenges in Mobile System-in-Package and Platforms

- Package/PCB/SiP Technologies
- Signal Integrity Challenges
- Power Integrity Challenges

#### Part 2: Signal and Power Integrity Modeling and Simulation

- Macromodeling for Passives, Interconnects and Power Delivery
- Macromodels for High-Speed IOs
- Methodologies for Signal Integrity, Power Integrity and RF



**Gianni Signorini** is a Staff Engineer in the "Chip-Package-Board" team of Intel Communication and Devices Group (iCDG). He is leading the execution and methodology development for Signal and Power Integrity simulations of Intel Mobile Modem solutions. Gianni received his B.Sc. (2010), M.Sc. (2012) and Ph.D. (2016) in Electronic Engineering from the University of Pisa, Italy. He joined Intel in 2011 and he is based in Munich, Germany.



**Stefano Grivet-Talocia** is a Full Professor of Electrical Engineering with Politecnico di Torino, Italy. From 1994 to 1996 He was with NASA/Goddard Space Flight Center, Greenbelt, MD, USA. His research interests include modeling and simulation of fields, circuits, and their interaction, with emphasis on reduced-order modeling and fast simulation methods. He is Author of more than 160 journal and conference papers. He was a co-founder of

academic spinoff company IdemWorks, serving as President until its acquisition by CST in 2016. He was the General Chair of SPI2016 and SPI2017. He is a Fellow of the IEEE.

## **KEYNOTE**

#### Wednesday 23 May 2018 9:00-10:00

## Unsung Heroes of Scaling – Interconnects in Sub-Nanometer Regime

#### Dr. Aida Todri-Sanial (CNRS, France)

Abstract: Improving only the transistor performance of the future chip isn't sufficient. Chips, of course, are only one small part of the very large and complex information technology puzzle, albeit a very important one. Thus, to shape the future of the digital world, we also have to look at the bigger picture. Transistors are only as good as the system in which they are embedded. Interconnects play an important role as the operation frequency of today's CPUs is already governed by interconnect delays, and, during operation, most their power is dissipated in the interconnects. This is where current electrical copper (Cu) interconnects will approach their physical limitations and may no longer be able to keep pace with a processor's data throughput. Besides, accelerated technology scaling has aggravated Cu resistivity increase due to electron scattering and even more severely, it introduced electromigration issues. Mass transport along interfaces and grain boundaries in state-of-the-art Cu interconnects is one of the most important issues to be solved for future technology nodes according to the International Roadmap of Semiconductors (ITRS). The research and development on Cu interconnect manufacturing have been carried out for over twenty years. Academics and industry expect view that the replacement of Cu metal for the finest metal tracks might occur in the next 1-3 scaling nodes. This keynote speech will focus on the impact of interconnects on circuits' reliability, power-thermal-signal integrity, and overall energy efficiency. I will discuss why are switching energy of current systems is far from the SNL limit and the role of interconnects. Then, I will provide an overview of novel interconnects materials architectures that have the potential to address the energy efficiency challenge. I will also discuss the three-dimensional integration as a novel design paradigm for integrating more functionality and heterogeneous systems while improving energy efficiency.



**Aida Todri-Sanial** received the B.S. degree in electrical engineering from Bradley University, IL in 2001, M.S. degree in electrical engineering from Long Beach State University, CA, in 2003 and a Ph.D. degree in electrical and computer engineering from the University of California, Santa Barbara, in 2009. She is currently a Research Scientist for French National Council of Scientific Research (CNRS) attached to LIRMM. Previously, she was an R&D Engineer for Fermi National Accelerator Laboratory, IL. She has also held summer

and visiting research positions at Mentor Graphics, Cadence Design Systems, STMicroelectronics and IBM TJ Watson Research Center. Her research interests focus on nanometer-scale issues in high-performance VLSI design with emphasis on power, thermal, signal integrity, and reliability issues as well as on circuits and systems for emerging technologies and nanomaterials. Currently, her research is focused on novel nanomaterials and exploring their physical properties for design of green electronics and bioelectronics applications. She has co-authored more than 100 publications on VLSI design area and emerging technologies. Dr. Todri-Sanial was a recipient of John Bardeen Fellow in Engineering in 2009, ACM Distinguished Speakers 2016-2018 and the CNRS Bronze Medal in 2016. She serves as Technical Program Committee member for ISVLSI, NEWCAS, GLSVLSI, ISQED, EDSSC, and DATE. She is Associated Editor for IEEE Transactions on VLSI, Journal of Microelectronics Reliability and Microelectronics Journal. Dr. Todri-Sanial is Editor-in-Chief for ACM SIGDA Newsletter. http://www.lirmm.fr/~todri

## Tuesday May 22

## 14:00-17:30 Tutorials

Modeling and Simulation for Signal and Power Integrity in Mobile Platforms

## Gianni Signorini<sup>1</sup>, Stefano Grivet-Talocia<sup>2</sup>

<sup>1</sup>Intel Corporation, Germany <sup>2</sup>Politecnico di Torino, Italy

14:00-15:30 Tutorial part 1

15:30-16:00	Coffee break

- **16:00-17:30 Tutorial part 2**
- 18:30-19:30 Welcome reception



## Wednesday

8:00	Registration Opens May 25
9:00-9:20	Opening Ceremony (Chair: M. Telescu)
9:20-10:20	Keynote Speech
	Unsung Heroes of Scaling – Interconnects in Sub- Nanometer Regime Aida Todri-Sanial (CNRS, LIRMM, Montpellier, France)
10:20-10:40	Coffee break. Exhibition Opens
10:40-11:20	Session 1: Full Wave Modeling (Chair: M. Swaminathan) Fast Direct Full-Wave Electromagnetic Analysis of Planar Circuits Embedded in Multilayered Media A. Menshov (student) <sup>1</sup> , V. Okhmatovski <sup>2</sup> <sup>1</sup> Dept. of ECE, The University of Texas at Austin, United States; <sup>2</sup> Dept. of ECE, University of Manitoba Winnipeg, MB, Canada
11:00-11:20	<ul> <li>A Fully 3-D BIE Evaluation of the Resistance and Inductance of On-Board and On-Chip Interconnects</li> <li>M. Huynen (student), D. De Zutter, and D. Vande Ginste Electromagnetics Group/IDLab, Department of Information Technology, Ghent University/Imec, Gent, Belgium</li> </ul>
11:20-12:20	Session 2: Macromodeling (Chair: D. Vande Ginste)
11:20-11:40	Multivariate Macromodeling with Stability and Passivity Constraints A. Zanco (student), S. Grivet-Talocia, T. Bradde, M. De Stefano Dept. Electronics and Telecommunications, Politecnico di Torino, Italy
11:40-12:00	Reduced-Order Model for Time-Domain Sensitivity Analysis of Active Circuits B. Nouri and M. Nakhla Department of Electronics, Carleton University, Ottawa, Canada
12:00-12:20	Circuit Synthesis of Blackbox Macromodels from S-Parameter Representation J. Schutt-Ainé <i>Electrical and Computer Engineering. University of Illinois Urbana,</i> <i>USA</i>

12:20-13:40 Lunch break

## Wednesday May 23

**Poster Session (includes coffee break)** 

Impact of the Doped Areas Sizes in the Performances of

<sup>2</sup>Laboratoire GREMAN", Université de Tours, France.

Microwave SPST Switches Integrated in a Silicon Substrate R. Allanic<sup>1</sup>, D. Le Berre<sup>1</sup>, Y. Quere<sup>1</sup>, C. Quendo<sup>1</sup>, D. Chouteau<sup>2</sup>,

<sup>1</sup>Lab-STICC, Université de Brest (UBO) UMR CNRS 6285, Brest,

Eye Diagram Estimation and Equalizer Design Method for PAM4

EDAP Laboratory, Graduate Institute of Communication Engineering

Powering a Remote Board and Sensors in an extreme

C. Diouf<sup>1</sup>, L. Ghisa<sup>1</sup>, R. Hamie<sup>1</sup>, V. Quintard<sup>1</sup>, M. Guegan<sup>1</sup>, A. Perennou<sup>1</sup>, L. Gautier<sup>2</sup>, M. Tardivel<sup>2</sup>, S. E. Barbot<sup>2</sup>, F. Colas<sup>2</sup> <sup>1</sup>Lab-STICC/ ENIB, UMR CNRS 6285 Brest, France, <sup>2</sup>IFREMER/RDT

Evaluation and Comparison of Mounted Inductance for

<sup>1</sup>ENS de Paris-Saclay Cachan, France; <sup>2</sup>Thales Communications and

CMOS Integrated 1 GHz Ring Oscillator with Injection-Locked

J. Park (student), S. Chun (student), H. Choi (student), N. Kim School of ECE, Chungbuk National University Cheong-ju, Korea.

(Chair: J. Kar and S. Piersanti)

V. Grimal<sup>2</sup>, D. Valente<sup>2</sup>, J. Billoue<sup>2</sup>

R.-B. Wu, W-J. Chang (student)

environment - an optical solution

B. Goral<sup>1</sup>, C. Gautier<sup>1</sup>, A. Amedeo<sup>2</sup>

Frequency Divider for Low Power PLL

Centre de Brest, France

**Decoupling Capacitor** 

Security Cholet, France

National Taiwan University, Taipei, Taiwan

France ;

13:40-15:20	Session 3: Stochastic Analysis & Uncertainty Quantification (Chair: B. Nouri and F. Ferranti)	15:20-17:20
13:40-14:00	Uncertainty Quantification of SiP based Integrated Voltage Regulator M. Larbi <sup>1</sup> , H. M. Torun <sup>1</sup> , M. Swaminathan <sup>1</sup> , I. S. Stievano <sup>2</sup> , F. G. Canavero <sup>2</sup> , and P. Besnier <sup>3</sup> <sup>1</sup> Center for Co-Design of Chip, Package, System (C3PS), School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, US; <sup>2</sup> Dipartimento di Elettronica, Politecnico di Torino, Italy; <sup>3</sup> IETR, UMR CNRS 6164 : IETR, INSA de Rennes, France.	P1
14:00-14:20	Perturbative Statistical Assessment of PCB Differential Interconnects X. Wu (student) <sup>1</sup> , P. Manfredi <sup>2</sup> , F. Grassi <sup>1</sup> and D. Vande Ginste <sup>3</sup> <sup>1</sup> Dept. of Electronics, Information and Bioengineering, Politecnico di Milano, Italy, <sup>2</sup> Dept. of Electronics and Telecommunications, Politecnico di Torino, Italy, <sup>3</sup> Dept. of Information Technology,	P2 P3
14:20-14:40	<ul> <li>IDLab, Ghent University - imec, Belgium</li> <li>Modeling of Eye Diagram Height in High-Speed Links via</li> <li>Support Vector Machine</li> <li>R. Trinchero and F. G. Canavero</li> <li>EMC Group, Department of Electronics and Telecommunications, Politecnico di Torino, Italy</li> </ul>	P4
14:40-15:00	Parameterized Macromodeling of Stochastic Linear Systems for Frequency- and Time-Domain Variability Analysis Y. Ye (student) <sup>1</sup> , D. Spina <sup>1</sup> , G. Antonini <sup>2</sup> , and T. Dhaene <sup>1</sup> <sup>1</sup> IDLab, Department of Information Technology, Ghent University - imec, Belgium; <sup>2</sup> UAq EMC Laboratory, Dipartimento di Ingegneria Industriale e dell'Informazione e di Economia, Universita degli Studi dell'Aquila, Italy.	Ρ5
15:00-15:20	Machine Learning Methodology for Inferring Network S- parameters in the Presence of Variability X. Ma (student), M. Raginsky, and A. C. Cangellaris Department of Electrical and Computer Engineering University of Illinois. USA	

## Wednesday **May 23**

P6

P7

P8

P9

Impedance Measurement in Operating Conditions for PLC	8:40-10:20
S. Sabo (student) <sup>1</sup> , L. Pace (student) <sup>1</sup> , J-C. Le Bunetel <sup>3</sup> , A-S. Descamps <sup>2</sup> , C. Batard <sup>2</sup> , N. Idir <sup>1</sup> , O. Mahamane <sup>1</sup> University of Lille France, <sup>2</sup> University of Nantes France; <sup>3</sup> University of Tours, France	8:40-9:00
Assessment of Coupled Transmission Lines Embedded Between Imperfectly Matched Differential Circuit Stages G. Mendez-Jeronimo (student), R. Torres-Torres National Institute of Astrophysics, Optics and Electronics Puebla, Mexico	9:00-9:20
Analysis of PSIJ in the Presence of both Ground-Bounce and Transmission Media J. Narayan Tripathi <sup>1</sup> , A. Jain (student) <sup>2</sup> , M. Marinkovic (student) <sup>2</sup> , R. Achar <sup>2</sup> <sup>1</sup> TD&P, STMicroelectronics, INDIA. <sup>2</sup> Department of Electronics, Carleton University, Ottawa, Canada.	9:20-9:40
Simulation of Nonuniform Coupled Transmission Lines using approximated S-Parameters Model. A. Wardzinska, W. Bandurski Poznan University of Technology, Faculty of Electronics and Telecommunications, Poznań, Poland	9:40-10:00
Free Evening	10:00-10:20

Thursday May 24
Registration Opens. Exhibition Opens
Session 4: Power Delivery Networks (Chair: J. Schutt-Ainé and F. Canavero)
Power Integrity Challenges of Re-desigining a Mobile SoC with Fully Integrated Voltage Regulator to IoT Applications Y. F. Shen Internet of Things Group, Intel Corporation, Chandler, USA
An On-Chip Load Model for Off-Chip PDN Analysis Considering Interdependency Between Supply Voltage, Current Profile and Clock Latency J. Chen (student) <sup>1</sup> , T. Kanamoto <sup>2</sup> , H. Kando <sup>3</sup> , M. Hashimoto <sup>1</sup> <sup>1</sup> Osaka University Osaka, Japan; <sup>2</sup> Hirosaki University Aomori, Japan; <sup>3</sup> Murata Manufacturing Co., Ltd. Kyoto, Japan
A Robust Power Delivery Design Strategy For Platform on DIMM D. M. García-Mora <sup>1</sup> , J. Kar <sup>2</sup> , I. Mendez-Soriano <sup>1</sup> , H. Morales-Espinosa <sup>1</sup> <sup>1</sup> Datacenter Package and Power Solutions Intel Guadalajara Design Center Guadalajara, Mexico; <sup>2</sup> Datacenter Package and Power Solutions Intel Corporation Santa Clara, CA, USA.
Optimizing Phase Settings of High-Frequency Voltage Regulators for Power Delivery Applications F. De Jesús Leal-Romo (student) <sup>1</sup> , J. L. Silva-Perales <sup>2</sup> , C. López- Limón <sup>2</sup> , and J. E. Rayas-Sánchez <sup>1</sup> <sup>1</sup> Department of Electronics, Systems, and Informatics, ITESO, The Jesuit University of Guadalajara Mexico; <sup>2</sup> Intel Corp. Zapopan,

Optimization of On-Package Decoupling Capacitors Considering :20 System Variables A. Sanna, G. Graziosi Back-End Manufacturing and Technology R&D, STMicroelectronics,

Agrate Brianza, Italy

**Coffee break** 10:20-10:40

Jalisco, Mexico.

8:00

## Thursday May 24

10:40-11:20	Session 5: Nano, Optical and Wireless Interconnects (Chair: H. Grabinski)	12:2
10:40-11:00	Integrated Dipole Antennas and Propagation Channel on Siliconin Ka Band for WiNoC Applications I. El Masri (student), T. Le Gouguec, P-M. Martin, R. Allanic,	<b>13:</b> 4 13:4
	C. Quendo Lab-STICC/Université de Brest (UBO) UMR CNRS 6285 BREST, France	
11:00-11:20	Electrical properties of a graphene nanoplatelets composite as interposer for electronic packages A. Maffucci <sup>1</sup> , L. Ferrigno <sup>1</sup> , M.D. Migliore <sup>1</sup> , D. Pinchera <sup>1</sup> , F. Schettino <sup>1</sup> , F. Micciulla <sup>2</sup> , S. Bellucci <sup>2</sup> , S. Maksimenko <sup>3</sup> , A. Paddubskay <sup>3</sup>	14:(
	<sup>1,2</sup> D.I.E.I., University of Cassino and Southern Lazio, Cassino, Italy; <sup>3</sup> Institute for Nuclear Problems, Belarusian State University, Minsk, Belarus	
11:20-11:40	A Comparison of Higher-Order Graded-Index MMI-Based Splitters in Thin Glass Sheets for PCB Integration J-P. Roth, T. Kühler and E. Griese University of Siegen, Theoretical Electrical Engineering and Photonics H; Siegen, Germany	14:2
11:40-12:20	Session 6: Noise reduction (Chair: F. Grassi)	
11:40-12:00	Suppression of Noise from Digital-to-Analog Coupling in Shielding Cavity H-W. Chan (student) and R-B. Wu EDAP Laboratory, Graduate Institute of Communication Engineering National Taiwan University, Taipei, Taiwan	14:4
12:00-12:20	Miniaturized Wide-and Dual-Band Multilayer Electromagnetic Bandgap For Antenna Isolation and on-Package/PCB Noise Suppression P. Bantavis (student), M. Le Roy, A. Perennec, R. Lababidi, D. Le Jeune Lab-STICC, UMR CNRS 6285, Université de Brest (UBO)/ENSTA- Bretagne, Brest, France	

12:20-13:40	Lunch
13:40-14:40	Session 7: Equalization techniques (Chair: G. Houzet)
13:40-14:00	<ul> <li>Direct Prediction of Linear Equalization Coefficients Using</li> <li>Raised Cosine Pulse Shaping in Frequency Domain</li> <li>T. Wendt (student), T. Reuschel (student) and C. Schuster</li> <li>Hamburg University of Technology, Institute of Electromagnetic</li> <li>Theory, Hamburg, Germany</li> </ul>
14:00-14:20	DDR5 Design Challenges N. Bhagwath <sup>1</sup> , R. Wolff <sup>2</sup> , S. Ikeda <sup>3</sup> , E. Fujine <sup>4</sup> , R. Shibata <sup>4</sup> , Y. Sugaya <sup>3</sup> , M. Ono <sup>3</sup> <sup>1</sup> Mentor Graphics, a Siemens Business, Fremont, USA; <sup>2</sup> Micron Technology Boise, USA; <sup>3</sup> Socionext Yokohama, Japan; <sup>4</sup> Socionext Kasugai, Japan
14:20-14:40	<ul> <li>An Eye Diagram Improvement Method using Simulation Annealing Algorithm</li> <li>P-J. Li (student) and T-L. Wu</li> <li>Department of Electrical Engineering and Graduate Institute of Communication Engineering, National Taiwan University, Taipei, Taiwan</li> </ul>

#### 14:40-15:00 Coffee break

# Thursday May 24

15:00-17:40	Interactive Industrial Forum (Chair: S. Grivet-Talocia)	8:40-9:40	Session 8: Measurements and characterization (Chair: M Le Roy and A. Maffucci)
	Michael W. Leddige Intel, USA Signal and Power Interactions in Next Generation Platforms Benoit Goral Thales, France Challenges in PDN Design	8:40-9:00	Usage of ESD Detector Circuit for Analyzing Soft Failures in IC cores T. Ostermann Institute for Integrated Circuits/Department for Energy-Efficient Analog Circuits and Systems JKU Johannes Kepler University of Linz, Linz, Austria
	Hubert Harrer <i>IBM Germany</i> Packaging Challenges for High End Servers Olivier Bayet <i>STMicroelectronics, France</i> Power integrity of networking processor at system level	9:00-9:20	Modelling and Validation of High-Current Surface-Mount Current-Sense Resistor J. Bačmaga (student) <sup>1</sup> , R. Blečić <sup>2</sup> , R. Gillon <sup>3</sup> , A. Barić <sup>1</sup> <sup>1</sup> University of Zagreb, Faculty of Electrical Engineering and Computing, Zagreb, Croatia; <sup>2</sup> KU Leuven, ESAT-TELEMIC, Leuven, Belgium; <sup>3</sup> ON Semiconductor, Westerring Oudenaarde, Belgium
17:40	Gianni Signorini Intel Corporation, Germany "Chip-Package-Board" Co-Design: a Signal & Power Integrity Perspective <b>Exhibition Closes</b>	9:20-9:40	Fast and Robust RF Characterization Method of Insulators used in High Speed Interconnects Networks T. Lacrevaz <sup>1</sup> , D. Auchère <sup>2</sup> , G. Houzet <sup>1</sup> , P. Artillan <sup>1</sup> , B. Flechet <sup>1</sup> , C. Bermond <sup>1</sup> , B. Blampey <sup>1</sup> <sup>1</sup> IMEP-LAHC, UMR CNRS 5130, University Savoie Mont-Blanc, Le Bourget du Lac-France; <sup>2</sup> STMicroelectronics, Grenoble, France
18:00-22:30	Visit of Océanopolis and Gala dinner	9:40-10:00	In-Depth Characterization of a Dielectric Waveguide for mmW Transmission Line Applications F. Distler (student), J. Schür and M. Vossiek Institute of Microwaves and Photonics (LHFT) Friedrich-Alexander- Universitat Erlangen-Nurnberg (FAU) Erlangen, Germany

10:00-10:20 Coffee break



## Friday May 25

- 10:20-11:20 Session 9: High Speed links and modeling for SI/PI (Chair: U. Arz)
- 10:20-10:40Physical Scaling Effects of Differential Crosstalk in Via Arrays up<br/>to Frequencies of 100 GHz

K. Scharff (student), D. Dahl, H-D. Brüns, C. Schuster Institute of Electromagnetic Theory, Hamburg University of Technology, Hamburg, Germany

10:40-11:00 Impact of Chip and Interposer PDN to Eye Diagram in High Speed Channels F. De Paulis<sup>1</sup>, B. Zha<sup>2</sup>, S. Piersanti<sup>1</sup>, J. Cho<sup>2</sup>, R. Cecchetti<sup>1</sup>, B. Achkir<sup>3</sup>, A. Orlandi<sup>1</sup>, I. Fan<sup>2</sup>

> <sup>1</sup>University of L'Aquila L'Aquila, Italy; <sup>2</sup> MST EMC Laboratory Missouri University of Science and Technology Rolla, USA; <sup>3</sup> Cisco Systems San Jose, USA

11:00-11:20 Impact of On-Chip Multi-Layered Inductor on Signal and Power Integrity of Underlying Power-Ground Net

A. Tsuchiya<sup>1</sup>, A. Hiratsuka (student)<sup>2</sup>, T. Inoue<sup>1</sup>, K. Kishine<sup>1</sup>, H. Onodera<sup>2</sup>

<sup>1</sup>Dept. Electronic Systems Engineering The University of Shiga Prefecture Hikone, Japan; <sup>2</sup>Dept. Communications and Computer Engineering Kyoto University Kyoto, Japan.

11:20-12:00 Closing Session

## 21<sup>st</sup> IBIS European Summit

13:30	Sign in, refreshments			
13:45	Welcome and introductions (M. Labonte; SiSoft, USA)			
14:00	IBIS Update			
	M. Labonte; SiSoft, USA			
14:20	IBIS-Compatible Macromodel and Interconnect Simulation Techniques J. Schutt-Ainé: University of Illinois, Urbana-Champaign, USA			
14:50	On Automated Generation of Behavioral Parameterized Macromodels <i>Part I:</i> Algorithmic Aspects <u>T. Bradde</u> , S. Grivet-Talocia, M. De Stefano, A. Zanco; Politecnico di Torino, Italy			
15:15	On Automated Generation of Behavioral Parameterized Macromodels Part II: SPICE Equivalents and Applications <u>M. De Stefano</u> , S. Grivet-Talocia, T. Bradde, A. Zanco; Politecnico di Torino, Italy			
15:40	Break, refreshments			
16:00	IBIS-AMI and Jitter M. Labonte; SiSoft, USA			
16:35	DDR5 Equalization Options with IBIS A. Muranyi, N. Bhagwath; Mentor, A Siemens Business, USA			
17:10	IBIS [Model Selector] Improvement Proposal <u>M. Schaeder</u> *, B. Ross**; *Zuken, Germany, **Teraspeed Labs, USA			
17:30	Open Discussion			
17:50	Closing Remarks (M. Labonte; SiSoft, USA)			
17:55	End of meeting			
18:00	After meeting Bonus: Walking tour of local history sites M. Telescu; UBO, Brest, France			



The conference will be hosted in the Méridienne room of the Conference Center "Le Quartz"

Le Quartz Square Beethoven, 60 Rue du Château, 29210 Brest, France <u>http://www.lequartzcongres.fr/</u> +33 2 98 33 95 00



Venue Map

Schedule





IBM Research

A Siemens Business

Anritsu envision : ensure

















SPI 2018		Tuesday May 22 <sup>nd</sup>	Wenesday May 23 <sup>th</sup>	Thursday May 24 <sup>th</sup>	Friday May 25 <sup>th</sup>
00:80	08:20			Pegistration onens	Persistration on one
08:20	08:40		Registration opens	Registration opens	Registration opens
08:40	09:00				
09:00	09:20		Openning Session		Session 8
09:20	09:40		Keynote	Session 4 Characterizatio	Characterization
09:40	10:00		Unsung Heroes of Scaling–Interconnects in		
10:00	10:20		Sub-Nanometer Regime		Coffee break
10:20	10:40		Coffee break	Coffee break	Session 9
10:40	11:00		Session 1	Session 5	High Speed links & modeling
11:00	11:20		Full Wave modeling	Nano-Optical & Wireless	IOF SI/FI
11:20	11:40			Interconnects	Closing Session
11:40	12:00		Session 2 Macromodeling	Session 6	
12:00	12:20			Noise reduction	
12:20	12:40				
12:40	13:00		l unch brook	Lunch brook	
13:00	13:20		Lunch break	Lunch break	
13:20	13:40	Welcome Tutorials			
13:40	14:00	welcome i utoriais			IBIS welcome Reception
14:00	14:20	14:00 - 15:30	Session 3	Session 7 Equalization techniques	
14:20	14:40	Tutorial Part 1	Stochastic Analysis & Uncertainty Quantification		
14:40	15:00	Modeling and Simulation for Signal and Power Integrity in		Coffee break	
15:00	15:20	Mobile Platforms			
15:20	15:40	15:30 - 16:00 Coffee break			
15:40	16:00	13.30 - 10.00 Conee Dieak			IBIS European Summit
16:00	16:20	16:00 17:00		Interactive Industrial Forum	
16:20	16:40	16:00 - 17:30 Tutorial	Poster Session (includes Coffee break)	interactive industrial Forum	
16:40	17:00	Part 2 Modeling and Simulation for			
17:00	17:20	Signal and Power Integrity in			
17:20	17:40				
17:40	18:00				
18:00	18:20				
18:20	18:40				
18:40	19:00	18:30 - 19:30 Welcome reception		Gala dinner	
19:00	22:00		Free evening	Oceanpolis	